TE
TechEcho
Home24h TopNewestBestAskShowJobs
GitHubTwitter
Home

TechEcho

A tech news platform built with Next.js, providing global tech news and discussions.

GitHubTwitter

Home

HomeNewestBestAskShowJobs

Resources

HackerNews APIOriginal HackerNewsNext.js

© 2025 TechEcho. All rights reserved.

Instruction latencies, throughputs, μop breakdowns for Intel, AMD and VIA CPUs [pdf]

2 pointsby tillulenabout 9 years ago

1 comment

alexkonabout 9 years ago
This is the fourth part of a comprehensive work by Agner Fog, which contains tons of materials on optimizing C++ and assembly code on the x86 architecture and on the inner workings of processors from Pentium to Skylake.