The complementary codebase presented in the research paper is rv32emu, an efficient RISC-V instruction set simulator, available under the MIT License. See <a href="https://github.com/sysprog21/rv32emu">https://github.com/sysprog21/rv32emu</a>