TE
科技回声
首页24小时热榜最新最佳问答展示工作
GitHubTwitter
首页

科技回声

基于 Next.js 构建的科技新闻平台,提供全球科技新闻和讨论内容。

GitHubTwitter

首页

首页最新最佳问答展示工作

资源链接

HackerNews API原版 HackerNewsNext.js

© 2025 科技回声. 版权所有。

The complicated circuitry for the 386 processor's registers

36 点作者 Tomte12 天前

3 条评论

noone_youknow12 天前
Another great article! I always enjoy reading these.<p>That additional type ‘a’ register, supporting copying directly from the type ‘b’, is intriguing. I can well imagine the article to be correct that it’s a place to stash ESP during interrupt stack setup, specifically if there’s a privilege transition since I would think it’d be easier from an implementation point of view to “simply” copy ESP to that special register, load the new ESP from the TSS, and then stack that special register after stacking SS using the usual stacking logic.<p>Though of course that then raises the question of how SS itself is handled, since something similar would be needed there I think.
评论 #43864660 未加载
rep_lodsb12 天前
AFAIK, the 10 internal registers were first mentioned by Robert Collins in this article: <a href="https:&#x2F;&#x2F;www.rcollins.org&#x2F;articles&#x2F;loadall&#x2F;tspec_a3_doc.html" rel="nofollow">https:&#x2F;&#x2F;www.rcollins.org&#x2F;articles&#x2F;loadall&#x2F;tspec_a3_doc.html</a><p>They&#x27;re only mentioned for the 80386 version of the LOADALL instruction though, where he confirmed that the CPU actually does bus cycles to read them. But the same registers already existed on the 80286 (only 16 bits of course). On that chip they are the 3 words before and 7 words after the MSW, the ones marked as &quot;None&quot; in the table there (note that it is slightly wrong, MSW should be 806H instead of 804H).
kens12 天前
Author here for your 386 questions...
评论 #43871753 未加载